An Interconnection Length Estimation for Multi-point Nets
نویسندگان
چکیده
The increasing system complexity imposes high demands on computer aided design (CAD) tools for system synthesis. Especially the layout (placement and routing) of a design has become a problem hard to solve. To find a ‘good’ layout, CAD tools need accurate estimators to predict area requirements, interconnection lengths, power dissipation, etc. In this paper we address the estimation of interconnection lengths. Previous work on interconnection length estimations is primarily based on a technique introduced by Donath [1] which has been improved by Stroobandt et al [2]. However, no previous work on estimating design properties (e.g. interconnection lengths) takes multi-point nets into account. All nets are assumed to be 2-point nets. In this paper, we will estimate the average interconnection length for multi-point nets. This estimation is based on our recent research on the behaviour of multi-point nets during the partitioning process and on the distribution of nets over their net degree [3].
منابع مشابه
On the Characterization of Multi-Point Nets in Electronic Designs
Important layout properties of electronic designs include interconnection length values, clock speed, area requirements, and power dissipation. A reliable estimation of those properties is essential for improving placement and routing techniques for digital circuits. Previous work on estimating design properties failed to take multi-point nets into account. All nets were assumed to be 2-point n...
متن کاملAn Accurate Interconnection Length Estimation for Computer Logic
Important layout properties of electronic designs include space requirements and interconnection lengths. A reliable interconnection length estimation is essential for improving placement and routing techniques. Donath found an upper bound for the average interconnection length that follows the trends of experimentally obtained average lengths [2]. Yet, this upper bound deviates from the experi...
متن کاملEnergy Scalability of On-Chip Interconnection Networks in Multicore Architectures
On-chip interconnection networks (OCNs) such as point-to-point networks and buses form the communication backbone in systems-on-a-chip, multicore processors, and tiled processors. OCNs can consume significant portions of a chip’s energy budget, so analyzing their energy consumption early in the design cycle becomes important for architectural design decisions. Although numerous studies have exa...
متن کاملInterconnection Length Estimation During Hierarchical VLSI Design
A lognormal interconnection length distribution function is derived from a large number of VLSI layouts. The assumption of a Weibull distribution could not be confirmed. Hierarchical slicing trees are derived from structural descriptions of the sample systems by recursive partitioning. Using the earlier proposed area estimation results, a new model for interconnection length estimation based on...
متن کاملInterconnect Synthesis for Reconfigurable Multi-FPGA Architectures
Most reconngurable multi-fpga architectures have a pro-grammable interconnection network that can be reconngured to implement diierent interconnection patterns between the fpgas and memory devices on the board. Partitioning tools for such architectures must produce the necessary pin-assignments and interconnect connguration stream that correctly implement the partitioned design. We call this pr...
متن کامل